

## Effect of Semiconductor Materials on the Current Control Voltage Source Trancitor Hall Voltage

Mourad Hebali<sup>1,2,\*</sup>, Hocine Abdelhak Azzeddine<sup>1,3</sup>, Benaoumeur Ibari<sup>1</sup>, Mohammed Berka<sup>1</sup>,  
Abdelkader Maachou<sup>1</sup>, Menouer Bennaoum<sup>1</sup> and Mohammed El Amine Beyour<sup>1,3</sup>

<sup>1</sup>Department of Electrotechnical, University Mustapha STAMBOULI of Mascara, 29000 Mascara, Algeria.

<sup>2</sup>Laboratory: CaSiCCe, ENP Oran-MA, 31000 Oran, Algeria.

<sup>3</sup>LSTE Laboratory, University Mustapha STAMBOULI of Mascara, 29000 Mascara, Algeria.

Received 27 July 2023; Accepted 16 April 2024

### Abstract

Recently, it was stipulated in a publication that a missing elementary active-device termed “trancitor” by its designer could be made and could greatly simplify electronic circuits. This elementary device has been presented as a CCVS (Current Control Voltage Source), unlike a bipolar transistor which is a CCCS (Current Control Current Source). In the present paper, the electrical behavior of the CCVS-type trancitor in Silicon (Si), Germanium (Ge), Gallium arsenide (GaAs), Silicon Carbide (3C-SiC and 6H-SiC), Indium Nitride (InN) and Indium Phosphide (InP) technologies have been studied. The input-output transfer characteristics ( $I_x$ - $V_y$ ) of the p-type and n-type CCVS trancitors have been investigated. In addition, the effect of doping concentration on the n-type CCVS trancitor in Si technology has been studied. This study is based on TCAD (Technology Computer Aided Design) simulation. The results show that the Hall voltage of the CCVS trancitor depends on the electrical properties of the semiconductor material, such as carrier mobility ( $\mu$ ), band gap ( $E_g$ ) and hole/electron effective mass ( $m$ ). Moreover, these trancitors are compatible with the model proposed for the first time. The CCVS trancitor proved its worth in semiconductor technologies as well as being a missing active device that satisfies Moore's law.

**Keywords:** Trancitor, Silicon, Semiconductor technologies, Hall effect, Hall voltage, Moore's law.

### 1. Introduction

The Metal-Oxide Semiconductor Field-Effect Transistor (MOSFET) is a very important device in electronic systems (ICs: Integrated Circuits) especially in micro-regime and nano-regime [1-3]. The nanotechnology study concerns the MOSFET transistor in terms of behavior and performance, as well as its various applications in the nano-scale, alongside with other electronic components such as Double-Gate MOSFET [4], Multi-gate MOSFETs [5], Fin-FETs [6, 7] and Tunneling FETs (TFETs) [8]. This is what makes electronics technology develop very significantly in the last decade. Nevertheless, the continuous shortening of the channel length of the MOSFET devices leads to various undesirable effects [4, 8, 9, 10], and the most important problem for the sustainable growth of ICs technology is the difficulty in satisfying Moore's law [11, 12].

Micro- and Nanotechnology is a field of technology and engineering used for the controlling matter of a nano-scaled device. All micro- and nano-electronic systems and their application fields are fundamentally affected by semiconductor materials [13, 14], such as silicon (Si), germanium (Ge), gallium arsenide (GaAs), Silicon Carbide (3C-SiC and 6H-SiC), Indium Nitride (InN) and Indium Phosphide (InP). This is due to their distinctive electronic properties (Table 1) [15, 16] and their extensive applications in electronic components and circuits.

To further push the limits of physical down-sizing of electronic components and satisfy Moore's law, *Sungsik Lee*

[12] was the first to propose and publish in 2018, the possible structure and the operating principle of a new elementary active-device named “trancitor”. As proposed by *Sungsik Lee*, this kind of active devices directly transfers an input signal into a voltage output whereas a transistor transfers its input signal into a current output. It is proven that the trancitor is able to satisfy Moore's Law better than transistor, so that the trancitor-transistor combination leads to a minimal circuit configuration as compared to the transistor-only circuit [12]. *Sungsik Lee* presented a current-controlled voltage source CCVS trancitor model for p-type semiconductor only and without examining the effect of semiconductors on its electrical behavior. Thus, in the present work, the effect of semiconductor materials (Si, Ge, GaAs, 3C-SiC, 6H-SiC, InN and InP) on the input-output transfer characteristics ( $I_x$ - $V_y$ ) of a CCVS trancitors will be investigated for both p-type and n-type semiconductors as well as the influence of the doping concentration on their  $I_x$ - $V_y$  characteristics.

### 2. Sungsik Lee CCVS trancitor model

As shown in Figure 1, the possible schematic diagram of a CCVS-type trancitor structure proposed by *Sungsik Lee* is a p-type semiconductor film immersed in a magnetic field [12]. The principle of a p-type CCVS trancitor is based on the Hall effect which induces the voltage signal called the Hall voltage [12-15]. According to the trancitor structure (Figure1) and after applying the magnetic flux density ( $B_z$ ) along the z-direction perpendicularly to the semiconductor

\*E-mail address: mourad.hebali@univ-mascara.dz;

ISSN: 1791-2377 © 2024 School of Science, DUTH. All rights reserved.

doi:10.25103/jestr.172.09

film on the x-y plane, the voltage  $V_y$  has been analytically given as:


$$V_y = \frac{I_x B_z}{qpz_0} \quad (1)$$

where  $V_y$  is the output voltage,  $I_x$  is the input current,  $q$  is the electron charge,  $p$  is the hole concentration and  $z_0$  is the thickness of the semiconductor film [12].

**Table 1.** Properties of semiconductor materials

Properties	Si	Ge	GaAs	3C-SiC	6H-SiC	InN	InP
Energy Gap $E_g$ (eV)	1.12	0.66	1.424	2.37	3.02	1.97	1.34
Mobility electrons $\mu_n$ (cm <sup>2</sup> /V-s)	1500	3900	8500	1000	800	3200	5400
Mobility holes $\mu_p$ (cm <sup>2</sup> /V-s)	475	1900	400	40	90	220	200
Carrier concentration $n_i$ (cm <sup>-3</sup> )	$1.45 \times 10^{10}$	$2.4 \times 10^{13}$	$1.79 \times 10^6$	6.9	$2.3 \times 10^{-6}$	920	$1.3 \times 10^7$
Effective mass of electron $m_n^*/m_0$	1.1	0.55	0.067	0.68	0.20	0.11	0.08
Effective mass of hole $m_p^*/m_0$	0.56	0.37	0.48	0.6	1	1.63	0.6

From the expression (1), the Hall voltage of a CCVS-type trancitor depends on its thickness, the magnetic flux density and the hole concentration.



**Fig. 1.** Schematic diagram of CCVS-type trancitor [12]

### 3. Studied structure of the n-type and p-type CCVS trancitors in semiconductor technologies


Figure 2 shows the structure of the n-type and the p-type CCVS trancitors in Si, Ge and GaAs technologies used in the present study. The different dimensions and doping technologies of the *Sungsik Lee* model have been exploited to simulate both types of the CCVS trancitor ( $y_0=10$  nm and  $p=n=6.2 \times 10^{14}$  cm<sup>-3</sup>). The different CCVS proposed trancitors are subject to the same magnetic field intensity,  $B=1\mu\text{Wb}/\text{cm}^2$ .

The CCVS trancitors in various semiconductor materials were simulated using the advanced physical model of the DFT-NEGF method which combines Density Functional Theory (DFT) and Non-equilibrium Green's Function (NEGF) approach incorporated into the TCAD tool in order to obtain more accurate results. This DFT-NEGF approach is considered more effective for analyzing the electrical structure of semiconductor materials and resolving the quantum transport properties of electronic devices at the nanoscale [17-19].

The  $I_x$ - $V_y$  characteristics show that the Silvaco TCAD simulation model of the CCVS-type trancitor correctly works according to the CCVS-type trancitor model proposed by *Sungsik Lee* since the  $I_x$  current is directly proportional to the  $V_y$  voltage variation for the different trancitors.

According to the electronic properties of the different semiconductors and the results obtained, the current  $I_x$  of the p-type and the n-type CCVS trancitors is directly proportional to the mobility of the semiconductor materials. As shown in Figure 3, if the electron/hole mobility increases, the current of the trancitors increases. For the p-type


trancitor, the current  $I_x$  is inversely proportional to the gap value. However, a definitive judgment cannot be given in the case of the n-type trancitor. In addition, the current of the n-type CCVS trancitor also evolves clearly inversely with the electron effective mass. As for the p-type CCVS trancitor, the effect of the hole effective mass on the current of this trancitor is not clear. Results show that the hole effective mass has similar effect as the electron effective mass on the current of the trancitor due to the small discrepancy between the hole effective mass values of semiconductors.



**Fig. 2.** CCVS-type trancitor structure used in the simulation

### 4. Results and discussion

Figures 3-a and 3-b show the input-output transfer characteristics ( $I_x$ - $V_y$ ) of the CCVS trancitors in Si, Ge and GaAs technologies for p- and n-type, respectively.






Fig. 3.  $I_x$ - $V_y$  characteristics of CCVS transistor, a) p-type, b) n-type

In order to precisely study the effect of semiconductors on the electrical behavior of the n-type CCVS transistor, the simulation framework is expanded to include more semiconductor materials (IV-IV and III-V compounds) such as 3C-SiC, 6H-SiC, InN and InP, as shown in Figures 4-a and 4-b.




Fig. 4.  $I_x$ - $V_x$  characteristics of n-type CCVS transistor in, a) SiC (3C- and 6H-), b) InN and InP

The transistor mainly depends on the Hall Effect, especially for the CCVS-type transistor [12]. In fact, the Hall effect induces the voltage signal called the Hall voltage [15]. This statistical phenomenon results in a change in the charge density. Therefore, in the case of the p-type and the n-type transistors, this phenomenon can be interpreted, assuming

that the Lorentz force applies to a hole and an electron, respectively. Since the current of the transistor is affected by the electronic properties of the semiconductors, the Hall voltage is also affected. Depending on the *Sungsik Lee* model and the results obtained, the Hall voltage  $V_y$  of the transistor can be rewritten in analytical form as follows:

For p-type CCVS transistor:

$$V_y = \frac{I_x(E_g m_p^*) B_z}{(\mu_p) q p z_0} \quad (2)$$

For n-type CCVS transistor:

$$V_y = \frac{I_x(E_g m_n^*) B_z}{(\mu_n) q n z_0} \quad (3)$$

Figure 5 shows the effect of doping concentration on the  $I_x$ - $V_y$  characteristic of the n-type CCVS transistor in Si technology. The  $I_x$  current increases when the doping concentration increases, and this is in agreement with the expression of the Hall voltage in the CCVS transistor model and confirms the validity of the concept proposed by *Seungsik Lee* regarding the effect of doping concentrations on the electrical behavior of the CCVS transistor.




Fig. 5.  $I_x$ - $V_y$  as a function of doping concentration of n-type CCVS transistor in Si

## 5. Conclusion

The present work discusses the relationship between the electronic properties of different semiconductors and the current of p-type and n-type CCVS transistor proposed by *Sungsik Lee*. The results show that the current of the transistor is directly proportional to the mobility of the semiconductor materials. The effect of the gap value and effective mass on the current of the p-type and n-type transistor is also discussed. The article further explains that the Hall effect plays a significant role in the CCVS transistor characteristics. The article concludes with a discussion on the effect of doping concentration on the  $I_x$ - $V_y$  characteristic of the n-type CCVS transistor in Si technology. The predicted electrical behavior of the transistor for different semiconductor materials seems to agree with the literature of active components and then reinforces the approach of the model proposed by *Sungsik Lee*. All of this necessarily leads to an increased need for this active device in nanoelectronics as well as the possibility of revolutionizing the field of semiconductor technology.

## Acknowledgements:

The authors would like to thank Prof. *Sungsik Lee*, from Department of Electronics Engineering, Pusan National University, Pusan, South Korea, for the helpful discussions and guidance provided.

This is an Open Access article distributed under the terms of the Creative Commons Attribution License.



## References

- [1] N. Bourahla, B. Hadri, and A. Bourahla, "Impact of Channel Doping Concentration on the Performance Characteristics and the Reliability of Ultra-Thin Double Gate DG-FinFET Compared with Nano-Single Gate FD-SOI-MOSFET by Using TCAD-Silvaco Tool," *Silicon*, vol. 14, pp. 3477–3491, May 2022, doi: 10.1007/s12633-021-01121-4.
- [2] H. K. Jay, S. H. Verma, R. S. Gupta, and M. Gupta, "Modeling Simulation of Subthreshold behaviour of Cylindrical Surrounding Double Gate MOSFET for Enhanced Electrostatic Integrity," *Superlattice Microst.*, vol. 88, pp. 354–364, Dec., 2015, doi:10.1016/j.spmi.2015.09.024.
- [3] M. Hebali, M. Bennaoum, M. Berka, A. Baghdad Bey, M. Benzohra, D. Chalabi, and A. Saidane, "A high electrical performance of DG-MOSFET transistors in 4H-SiC and 6H-SiC 130 nm technology by BSIM3v3 Model," *J. Electr. Eng.*, vol. 70, no. 2, pp. 145–151, May 2019, doi: 10.2478/jee-2019-0021.
- [4] S. L. Tripathi, P. Pathak, A. Kumar and S. Saxena, "Improved Drain Current with Suppressed Short Channel Effect of p+Pocket Double-Gate MOSFET in Sub-14 nm Technology Node," *Silicon*, vol. 14, pp. 10881–10891, Nov, 2022, doi: 10.1007/s12633-022-01816-2.
- [5] R. Kumar, S. Bala, and A. Kumar, "Study and Analysis of Advanced 3D Multi-Gate Junctionless Transistors," *Silicon*, vol. 14, pp. 1053–1067, Feb. 2022, doi: 10.1007/s12633-020-00904-5.
- [6] N. Bourahla, B. Hadri, and A. Bourahla, "3-D Simulation of Novel High Performance of Nano-Scale Dual Gate Fin-FET Inserting the High-K Dielectric TiO<sub>2</sub> at 5 Nm Technology," *Silicon*, vol. 12, pp. 1301–1309, Jun. 2020, doi: 10.1007/s12633-019-00220-7.
- [7] S. Panchanan, R. Maity, S. Baishya, and N. P. Maity, "Modeling, Simulation and Performance Analysis of Drain Current for Below 10 nm Channel Length Based Tri-Gate FinFET," *Silicon*, vol. 14, pp. 11519–11530, Nov. 2022, doi: 10.1007/s12633-022-01875-5.
- [8] K. Murali Chandra Babu, and E. Goel, "Evolution of Tunnel Field Effect Transistor for Low Power and High Speed Applications: A Review," *Silicon*, vol. 14, pp. 11051–11060, Nov. 2022, doi: 10.1007/s12633-022-01826-0.
- [9] S. Darwin, A. Rega, T. S. Arun Samuel, and P. Vimala, "A Numerical Investigation of Stacked Oxide Junctionless High K with Vacuum Metal Oxide Semiconductor Field Effect Transistor," *Silicon*, vol. 14, pp. 2647–2654, Apr. 2022, doi: 10.1007/s12633-021-01029-z.
- [10] J. Tanaka, T. Toyabe, S. Ihara, S. Kimura, H. Noda, and K. Itoh, "Simulation of sub-0.1- $\mu\text{m}$  MOSFET's with completely suppressed short-channel effect," *IEEE Electron Device Lett.*, vol. 14, pp. 396–399, Aug. 1993, doi: 10.1109/55.225591.
- [11] T. N. Theis, and H.-S. P. Wong, "The End of Moore's Law: A New Beginning for Information Technology," *Comput. Sci. Eng.*, vol. 19, no. 2, pp. 41–50, Mar. 2017, doi: 10.1109/MCSE.2017.29.
- [12] SUNGSIK LEE, "A Missing Active Device—Trancitor for a New Paradigm of Electronics," *IEEE Access*, vol. 6, pp. 46962–46967, Aug. 2018, doi: 10.1109/ACCESS.2018.2866883.
- [13] B. Krutideepa, B. Jena, and U. Nanda, "Silicon nanowire GAA-MOSFET: a workhorse in nanotechnology for future semiconductor devices," *Silicon*, vol. 14.7, pp. 3163-3171, May 2022, doi: 10.1007/s12633-021-01136-x.
- [14] V. Ermolov, M. Heino, A. Karkkainen, R. Lehtiniemi, N. Nefedov, P. Pasanen, Z. Radivojevic, M. Rouvala, T. Ryhanen, E. Seppala, and M. A. Uusitalo, "Significance of nanotechnology for future wireless devices and communications," in *IEEE 18th Int Symp Pers. Indoor Mob. Rad. Commun.*, Athens, Greece, September. 2007, doi: 10.1109/PIMRC.2007.4394126.
- [15] S.M. Sze and Kwok K. Ng, *Physics of Semiconductor Devices*, 2nd ed., John Wiley and Sons, New York, April. 2006, doi: 10.1002/0470068329.
- [16] Otfried Madelung, *Semiconductors: Data Handbook*, 3rd ed., Springer-Verlag Berlin Heidelberg, 2004, pp. XIV-691.
- [17] D. Waldhoer, C. Schleich, J. Michl, A. Grill, D. Claes, A. Karl, T. Knobloch, G. Rzepa, J. Franco, B. Kaczer, M. Waltl, and T. Grasser, "Comphy v3.0—A compact-physics framework for modeling charge trapping related reliability phenomena in MOS devices," *Microelectron. Reliab.*, vol. 146, pp. 115004, Jul. 2023, doi: 10.1016/j.microrel.2023.115004.
- [18] Z. Zhouyin, X. Chen, P. Zhang, J. Wang, and L. Wang, "Automatic differentiable nonequilibrium Green's function formalism: An end-to-end differentiable quantum transport simulator," *Phys. Rev. B*, vol. 108, no. 19, pp. 195143, Nov. 2023, doi: 10.1103/PhysRevB.108.195143.
- [19] X. Li, Z. Wu, G. Rzepa, M. Karner, H. Xu, Z. Wu, W. Wang, G. Yang, Q. Luo, L. Wang, and L. Li, "Overview of Emerging Semiconductor Device Model Methodologies: From Device Physics to Machine Learning Engines," *Fundam. Res.*, Feb. 2024, doi: 10.1016/j.fmre.2024.01.010.