Pulsel Latches circuits are one important aspects of the reduction of power for each read and write operations in memories. As the design complexity with reeduction of nanometers increases the design analysis on power and other performance factors with relate to foundry techniques encapsulated in Semiconductor gates. With importance of low power feature in memories are implied with reduction of size of the transistor and its implementation with type of application chosen. In this paper, we implicate on the feature of power reduction models with a hybrid feature of T-DET-FF modelling with PPC circuit design using transistor gates. With regards of the power and the transistor size the proposed algorithm sufficiently provides the values W/L ratio to implicate the different conditions for Pulsed latches for memory write and read conditions. The simulated results with D-T-FF are implicated with Dynamic CMOS latch with PPC circuit as the comparison of different foundries with 32nm, 45nm and 65nm.

Keywords: DETFF (dual edge triggered flip flop), MOSFET (Metal Oxide Semiconductor Field effect Transistor), CMOS (Complementary effect Transistor), FF(Flip flops), DSA (Dual Sleep Approach), true single phase clock (TSPC)

1. Introduction

Flip-flops are now commonly utilized for information storage in VLSI design, and they have a long history of usage. When it comes to flip flop performance and fault tolerance, the speed, power consumption, and dependability of the device are all critical factors to consider. Therefore, it is critical to design flip-flops with the least amount of power consumption, propagation delay, and area while providing the best level of dependability and fault tolerance capabilities. As shown by the most recent research, device scaling reduces the supply voltage and device capacitances in digital VLSI designs, making the circuit more vulnerable to glitches. As soon as particles come into contact with the drain side of a MOSFET, electron hole combinations are formed. An induced drift transient current is produced by the opposite biased electric field [1-2]. A transient fault is defined as a voltage transient that occurs as a consequence of the accumulation of charge. Memory circuits may suffer from transient failures as a result of the combinational circuit glitches that have occurred before. Supply voltage scaling may be used to achieve low power usage in an efficient manner. Since a percentage of overall electricity usage, power consumption due to glitches cannot be ignored, as the percentage ranges from 9 percent to 38 percent [3]. At the moment, one of the most difficult challenges for researchers working on integrated designs is the construction of energy efficient circuits [4]. Latch designs that lower average power consumption as well as power delay product were provided in [5-6] by the authors (PDP). [7] It is possible that the clock distribution network consumes around 45 percent of the overall system power. Because a clock network uses more power than a single clock, it is necessary to reduce the overall number of clocks. With the basic registers, the true single phase clock (TSPC) technique has been recommended in order to reduce the number of clocks [8]. It is possible to reduce the frequency of the clock and hence reduce its power consumption by sampling the input data on both the rising and falling edges of the clock, without affecting the system throughput. The DET technique reduces the clock network system's half-power usage to the bare minimum. Despite the fact that DET circuits are more sophisticated than SET circuits, they have the potential to be more energy efficient [9].

Fig. 1. Representing the Existing Glitch free CMOS model based on DET FLIP FLOPS.

2. Existing Design DET –FF Models and Description:

In [15], the suggested design was upgraded using common Latch-MUX DET flip flops, which have the advantage of its internal circuit no necessarily never changes in response to changes in the input signal, as opposed to previous designs. As per the design model in [15], the energy models and its estimation as measured with circuit design based on the MUX-latch Flip flop with a dual edge triggered circuit. The glitch conditions are observed at input nodes with circuit designed in [15]. Similarly, in Fig-2, a circuit model with...
glitch free design indicating the transistor implementation with PMOS and NMOS circuit where the switching activity are implicated with three level C circuit design. The C element circuit is the bridge circuit estimated with 3 PMOS and 1 NMOS from the Fig-2 with the cascading combination of pull-up or pull down transistor logic.

This study of the C element circuit enables to choose the different transistor design model with active or saturation stages for the switch considerations which has been presented in [16]. Unlike other implementation of the designs the input D, clk and section at R, are improvised with NOT gate.

![Fig. 2. Representing the final model for part (a) of DET FF for Glitch free design.](image)

With the considerations of design of the C element circuits as differentiated with following features as:

- If the inputs are not equal, it is possible that the output will not reach the high impedance condition.
- Two transistors are used in the C-element circuit; however, three transistors are used in these configurations.
- This design with advanced feature for glitch reduction as per the DET FF has the potential to lessen the number of glitches that may develop at the input node as a result of the preceding circuits in Fig-3.
- In addition, this design minimizes the device's latency and average power consumption while simultaneously increasing its speed [17],[18],[19].

To attain compact area, low power, and high speed in the realm of VLSI design, academics are focusing their efforts today on achieving these goals. As a result, many additional techniques to achieving the goal have been proposed by researchers working on VLSI applications. As seen in Fig-4, the Glitch Resistant Dual Edge Triggered Flip Flop (GR-DET-FF) circuit has been designed. Using the proposed circuit model saves power and ensures error-free output. How does this design work?

Here’s how it works: There are two possible outcomes for the glitch in case 1: Either it is filtered out or it propagates to the output node Q and is then removed by feedback in case 2, as previously mentioned. Nodes A and B's beginning states are A=B=0, C=D=1 and Q=1 and clk=0, whereas nodes C and D's initial states are A=B=0. The value of the node A will change from 0 to 1 if any glitch occurs as a consequence of the preceding combinational circuit, and the value of the node A will change back to 0. The first 1P-2Nstructures yield C=0 now that A=1 and clk=0 have been established. The second 1P-2N structure has an output D=0 since A=1 and clk=1. C and T are now equal. Consequently, the C-element circuits output is B=0, and the Q-element circuits output is Q=1. As a consequence, the output device remains in the same condition. For the sake of argument, let's assume that nodes A and B are initially in the states of A = B = 1, C = D = 0, output Q = 0, and clk = 0, and that node C is initially in the state of A = B = 1. It is possible that the node A value will change from 1 to 0 if a problem develops there. The original 1P-2N structure uses A=0 and clk=0. Because of this, C=1 is correct. When A=0 and clk=1 are used as inputs to the second 1P-2N structure, the output goes to the high impedance state, implying that it is in its previous state, D=0. No change in output state now that C=1 and D=0, B=1 and output Q=0 are also connected to the high impedance of the C-element circuit. Errors in input are not handled, hence they have no effect on the system's time, space or power consumption. Since it is completely glitch-proof, quick, and efficient, the new GR-DET FF design described here is a significant improvement over prior designs.

3. Proposed design for ppc-d-t ff

The impact of PPC algorithm from the equation of $I_d$ would effective suffice the power leakage factors and its estimation on the Hybrid D-T flip flops. In PPC algorithm, we improve the equation $I_d$ with $V_{gs}, V_{dd}$ and $W/L$ ratio with formulation mentioned below:

$$I_{dpresat} = K \times \frac{W}{L} \times V_g - V_{on} \times A - \frac{V_d}{2}$$ (1)

$$I_{dstat} = K \times \frac{W}{L} \times V_g - \frac{V_{on}}{2}$$ (2)

$$I_d = \left( \frac{I_{dstat}}{I_{dpresat}} \right)^{-l}$$ (3)

The term predictive is withheld on the design feature where rate of $I_d$ is estimated with stochastic random probability model for each set transistor logic design based on the circuit diagram. Let us assume the rate is of each transistor is consistent with voltages are considered at one particular value for each section of Transistor considered. So, the voltage at ON condition and input voltage at gate becomes constant.

Now, we improve an algorithm with power prediction feature control from the conditions stated below:

- Let $P_d$ is power estimated at drain and $P_p$ is the output power the proposed circuit on Hybrid-DT FF.

$$P_D = V_d \times I_d$$ (4)

- With the equation 4 we improve a stochastic random probability for which $P_d$ is minimum.
Since we know that \( \text{Power} \propto \text{Area} \), hence the estimated area for a given circuit is obtained with expected probability of \( \text{Power}/\text{Area} \) that is governed by (2) and (3) as representing using Conditional expected probability:

\[
P\left( \frac{X}{Y} \right) = F(X) + \frac{P(X|Y)}{P(Y)}
\]

Since \( X \) and \( Y \) being the power at drain and Area for which transistor logic is estimated with \( \frac{W}{L} \) ratio chosen. Hence the rate of change of Power with area at drain will be minimum hence a constant value \( \varepsilon \).

\[
\frac{d}{da} (P_d) = \varepsilon
\]

Hence from equations,

\[
I_{d_{\text{presat}}} = K \cdot \frac{W}{L} \cdot (V_g) - \alpha
\]

(7)

\[
I_{d_{\text{sat}}} = K \cdot \frac{W}{L} \cdot V_g - \beta
\]

(8)

Finally, we substitute the design equations of 7,8 in 3 we have,

\[
I_d = \left[ \frac{(K \cdot \frac{W}{L} \cdot (V_g) - \alpha) \cdot \left( K \cdot \frac{W}{L} \cdot (V_g) - \beta \right)}{(K \cdot \frac{W}{L} \cdot (V_g) - \alpha) \cdot \left( K \cdot \frac{W}{L} \cdot (V_g) - \beta \right)} \right]^{\varepsilon}
\]

(9)

\[
\frac{d}{da} (I_d) = \varepsilon
\]

(10)

From (6).

Hence solving the equation 9 with 10 we have,

\[
I_d \approx \varepsilon \cdot \frac{V_g}{W} \cdot (1 - a \beta)
\]

(11)

Here \( a \beta \) provides the voltage at drain and ON condition of transistor. So the values estimated with \( I_d \) and \( V_{gs} \) values from each transistor with PMOS and NMOS length and width.

3.1. Power Leakage Reduction Models:

3.1.1. Transistor stacking (self-reverse biased)

When current travels through a stack of transistors that are coupled in series, the amount of subthreshold leakage current decreases. The transistor stacking method is shown in the following images. As a result of the tiny drain current flowing through M1 and M2, the voltage at the intermediate node Vm is positive when both M1 and M2 are switched off. Because of the positive source potential, the gate to source voltage of M1 becomes negative, resulting in a reduction in subthreshold current.

3.1.2. Sleep transistor technique

The sleep transistor strategy is the most widely used technology for reducing leakage power. It is also the most expensive. In this approach, an additional "sleep" PMOS transistor is inserted between the pull up network and the VDD, and an additional NMOS transistor is placed between the ground and the pull down network, resulting in a total of three additional transistors. This kind of transistor turns off the circuit by turning off the power while the circuit is in the sleep state. As a result, by switching off the power supply, this technology may significantly limit leakage power with a large margin of safety. However, when used in the sleep state, this strategy results in floating output.

3.1.3. Sleepy stack approach

Once the condition for sleep transistor concept is successfully integrated with the stack solution, this sleep stack approach is established. This model utilizes, the design with

\[
\text{Fig 4. Representing the self-reversed-biased circuit for power reduction.}
\]

\[
\text{Fig 5. Representing the sleep transistor circuit for power reduction.}
\]

Once this is done, one of the split transistors is linked in parallel with one of the sleep transistors. During the sleep mode, sleep transistors are turned off, and the leakage current is reduced by stacking transistors. The most significant disadvantage of this procedure is the power delay, which occurs since we are changing the transistors.

3.1.4. Sleepy keeper approach

In sleepy keeper technique, sleep transistors is parallel in both pull up and pull down network. It uses the leakage feedback technique.

Pull up and pull down networks are connected in parallel in a sleepy keeper strategy, and the same is true for the pull up and pull down networks. The method of leaking feedback is used.
Fig. 6. Representing the sleepy keeper circuit for power reduction.

In this technology, a PMOS and an NMOS transistor are put in parallel with one other. In sleep mode, sleep transistors are switched off, and one of the parallel connected transistors is kept connected to the track power rail throughout the sleep period.

3.1.5. Dual-Sleep Approach
Two transistors are connected in parallel when employing dual sleep strategies, comparable to the keeper method. In both active and inactive modes, sleep transistors are always connected to both the pull-down and pull-up networks.

GND and VDD are always connected to the output. This approach uses fewer transistors than the previous one to create a certain logic circuit. A great balance between power, delay, and area may be achieved by using this method.

3.1.6. Dual Stack Approach
Two PMOS transistors and two NMOS transistors are utilized in the dual stack approach. When it comes to the pull down network, two PMOS transistors are employed, whereas two NMOS transistors are used in the draw up network.

NMOS degrades at high logic levels, while PMOS degrades at low logic levels. This approach has the benefit of being more efficient. However, one of the downsides of this strategy as compared to the prior technique is that the wait is longer.

3.1.7. CMOS with variable threshold (VTCMOS)
This is an example of a design method known as body biasing. Body bias is controlled using a self-substrate bias circuit, which allows for the achievement of various threshold voltages.

To manage the threshold voltage and cut down leakage current in the active mode, a zero body bias is applied, but in the standby mode, a reverse body bias is used to achieve the same results.

3.2. Design Procedure and its objectives
- To analyze and implement the H-D-T power control circuit.
- Analyzing the current design model and its limitations as a constant of power case in micro wind software.
- Hybrid scenario of the design circuit and its power reduction algorithm for the current design approach.
- Emphasizing on the PAD {Power, Area, and Delay} model to ensure the design.

3.3. Design Circuit Diagram and Its Implementation
The design and its feature model would suffice the requirements on the power calculation and leakage requirements for each set of the circuit changes. We propose a hybrid approach and reduced W/L ratio to realize the change of the each parametric change occurred in the designed circuit model. Our design approach improves on the novelty of power reduction as its shows nearly zero watts of power for the CMOS - {NOT} feedback as mentioned in circuit model.

Fig. 7. Representing the proposed design I circuit schematic for Glitch free design.

The current design model aim to improve the circuit functionality and its parametric criteria on each section of the design block unit as mentioned below:
1. Improvising the pull up and pull down model for the Edge triggered criteria on each transistor phase of design.
2. Not gate implementation with edge triggered and button triggered.
3. Description of each model and its implementation using Power reduction analysis.
4. The current design aims to introduce four variations and its implementation characteristics with the PMOS and NMOS gate. W/L is one such factor which improving the technology parameter initiating the difference in design model and its structural changes in regards with power and area.

Conditional changes in the circuit (in regards to change in W/L) would suggest the different input variations as mentioned. Our design aims to change design model which utilized less power and have to implement a power reduction technique. As per the above mentioned power reduction techniques we have modelled a hybrid scenario of the design as a combination of sleepy stack and dual stack approaches to ensure less delay and less power.

This design model improves on the three different scenarios where each section happens to provide data to pull and pull down transistor as mentioned in below figures.

Each such transistor phase would represent the data which are either placed horizontally or bridge connections using wheat stone connection where the over voltage drop would be zero.
The bride connection would suffice with 1 NMOS and 3 PMOS transistor for regulating the output either zero or 1 at each output phase.

The given data is regulated with the input button and clock for not gate, hence regulating only one set of transistor are utilized as pair (1NMOS-1PMOS).

The current figure above would represent the circuit for the final conditions which are sequenced with 3 stage model as 2-not-gates, edge not gate, bridge pull up, pull down circuit and finally the comparator model with edge triggered. This circuit provides the effective low power circuitry and design challenges to current design estimation of the power reduction technique. As the input sequence with 011or 100 or 111 would result in change of the data ensuring the toggling of the inputs to comparator.

4. Results and Discussion

Existing diagram 1:

Fig. 12. (a) Representing the Existing Circuit Diagram 1 in 45 and 32 nanometer technology, (b) Representing the Circuit diagram 1 in 65 and 90 nanometer technology.
1. The existing two circuit models are represented with the circuit diagrams mentioned above resulting in the schematic view and layout outputs.
2. Each circuit has small differences with pull up and pull down scenario considering the design analogy.
3. The power suppression with the proposed circuit has happened with each set of the nanometer technology utilized for the designed circuit diagram as mentioned below in tabulated.
4. At start of the design phase on each nanometer reduction we have observed subsequent changes and its reduction due to 3:1 P/N ratio and W/L is 1:125.
5. Considering these factors we have observed the design case and its relative analysis on the flip flop with both functionality of T and D.
6. Hence from the comparison table the proposed model have proven better results up to 20% improvement factor in Area, 40% for power and 10% delay improvement in 45 and 32 nm.

The current design encapsulates the design model and its features using M/L ratio and proposed NOT gate implementation with least power assigned while simulating the design. Ensuring the analysis of the design specifically related to the existing model where the P/N ratio is 1:2 at each design section of the pull up or pull down transistor. We have improvised a 3:1 ratio of P/N scenario with less W/L about 1:125 ratio resulting more than 10% change in all power, area and delay.

Fig. 13. Representing the Existing Circuit Diagram 2 in 45 and 32 nanometer technology.

Fig. 14. Representing the Existing Circuit Diagram 2 in 65 and 90 nanometer technology.

Fig. 15. (a) Representing the Proposed Circuit Diagram, (b) Representing the Existing Circuit Diagram 2 in 90 nanometer technology.
technology. (c) Representing the Proposed Circuit Diagram for layout model in 65 nanometer, (d) representing the Proposed Circuit Diagram for layout model in 45 nanometer, (e) Representing the Proposed Circuit Diagram for layout model in 32 nanometer.

5. Conclusion

Since the design feature improves a low power implementation with pulsed latches and flip-flops on the design perspective which effects the power control model and solution analysis with equation (11). The proposed design has integrated the 3P-1N structure with the bridge element circuit in order to boost performance even more. In order to lessen the input loading, the two structures are combined in order to share transistors that are linked to the data input. When compared to the previous DET-FF designs that have been explored, the suggested TET-FF has the lowest power consumption and the lowest power distribution point (PDP). The suggested design uses the minimum amount of transistors, which results in a tiny footprint and the shortest delay, which allows it to operate at high speeds and with great efficiency.

Future scope

To improve an N-bit Flip-Flop with front end modelling with a low voltage control apart from current control model. To facilitate the design with low foundry technologies in Tanner EDA.

This is an Open Access article distributed under the terms of the Creative Commons Attribution License.

References

1. C. Augustine et al., “Characterization of PVT variation andaging induced hold time margins of flip-flop arrays at NTVin 22nm tri-gate CMOS,” in Proc. IEEE Intl. Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2016, pp. 35.5.1–35.5.4.